[RESEND PATCH v2 1/5] clk: rockchip: add more mux parameters for new pll sources

Thers are only two parent PLLs that APLL and GPLL for core on the previous SoCs (RK3066/RK3188/RK3288/RK3368). Hence, we set fixed GPLL as alternate p