Quantcast
Channel: Linux | Kernel
Browsing all 165258 articles
Browse latest View live

[PATCH 16/19] perf inject: Make sure mmap records are ordered when injecting...

From: Arnaldo Carvalho de Melo <acme@redhat.com> To make sure the mmap records are ordered correctly and so that the correct especially due to jitted

View Article



[PATCH 17/19] perf inject: Add jitdump mmap injection support

From: Stephane Eranian <eranian@google.com> This patch adds a --jit/-j option to perf inject. This options injects MMAP records into the perf.data f

View Article

[PATCH 18/19] perf tools: add JVMTI agent library

See http://www.infradead.org/rpr.html From: Stephane Eranian <eranian@google.com> This is a standalone JVMTI library to help profile Java jitted co

View Article

[PATCH 19/19] perf jit: add source line info support

From: Stephane Eranian <eranian@google.com> This patch adds source line information support to perf for jitted code. The source line info must be em

View Article

[PATCH net] hv_netvsc: Restore needed_headroom request

Commit c0eb454034aa ("hv_netvsc: Don't ask for additional head room in the skb") got rid of needed_headroom setting for the driver. With the change I

View Article


[PATCH] net: cavium: liquidio: fix check for in progress flag

From: Colin Ian King <colin.king@canonical.com> smatch detected a suspicious looking bitop condition: drivers/net/ethernet/cavium/liquidio/lio_main.

View Article

[PATCH 0/2] mailbox: Introduce Texas Instrument's message manager driver

Hi, The following series provides a base driver for the support of TI's message manager hardware block which facilitates communication between multip

View Article

[PATCH 1/2] Documentation: dt: mailbox: Add TI Message Manager

Message Manager is a hardware block used to communicate with various processor systems within certain Texas Instrument's Keystone generation SoCs. Th

View Article


[PATCH 2/2] mailbox: Introduce TI message manager driver

Support for TI Message Manager Module. This hardware block manages a bunch of hardware queues meant for communication between processor entities. Cli

View Article


[QUEUED v0 00/19] stm class/intel_th: Patches in my queue

Hi everybody, These are the patches that I have so far that I haven't managed to push upstream yet. If you have questions, concerns or objections, pl

View Article

[QUEUED v0 01/19] stm class: Hide STM-specific options if STM is disabled

From: Geert Uytterhoeven <geert@linux-m68k.org> If STM=n, it doesn't make sense to ask about STM_DUMMY and STM_SOURCE_CONSOLE support, which are not

View Article

[QUEUED v0 02/19] intel_th: INTEL_TH should depend on HAS_DMA

From: Geert Uytterhoeven <geert@linux-m68k.org> If NO_DMA=y: ERROR: "dma_free_coherent" [drivers/hwtracing/intel_th/intel_th_msu.ko] undefined!

View Article

[QUEUED v0 03/19] stm class: Select CONFIG_SRCU

From: Arnd Bergmann <arnd@arndb.de> The newly added STM code uses SRCU, but does not ensure that this code is part of the kernel: drivers/built-in.o

View Article


[QUEUED v0 04/19] stm class: Fix locking in unbinding policy path

Right now, if stm device removal has to unbind from a policy (that is, an stm device that has STP policy, gets removed), it will trigger a nested lock

View Article

[QUEUED v0 05/19] stm class: Fix link list locking

Currently, the list of stm_sources linked to an stm device is protected by a spinlock, which also means that sources' .unlink() method is called under

View Article


[QUEUED v0 06/19] stm class: Fix an off-by-one in master array allocation

From: Chunyan Zhang <zhang.chunyan@linaro.org> Since both sw_start and sw_end are master indices, the size of array that holds them is sw_end - sw_st

View Article

[QUEUED v0 07/19] stm class: Prevent user-controllable allocations

Currently, the character device write method allocates a temporary buffer for user's data, but the user's data size is not sanitized and can cause arb

View Article


[QUEUED v0 08/19] intel_th: pci: Add Apollo Lake SOC support

This adds Intel(R) Trace Hub PCI ID for Apollo Lake SOC. Signed-off-by: Alexander Shishkin <alexander.shishkin@linux.intel.com> --- drivers/hwtracin

View Article

[QUEUED v0 09/19] intel_th: pci: Add Broxton SOC support

This adds Intel(R) Trace Hub PCI ID for Broxton SOC. Signed-off-by: Alexander Shishkin <alexander.shishkin@linux.intel.com> --- drivers/hwtracing/in

View Article

[QUEUED v0 10/19] stm class: Use a signed return type for stm_find_master_chan

From: Lucas Tanure <tanure@linux.com> The return type "unsigned int" was used by the stm_find_master_chan function despite of the aspect that it will

View Article
Browsing all 165258 articles
Browse latest View live




Latest Images