Quantcast
Browsing all 165258 articles
Browse latest View live

[PATCH v2] of: resolver: Add missing of_node_get and of_node_put

In __of_find_node_by_full_name, add an of_node_get when detecting the desired element, to ensure that it ends up with a reference count that is one g

View Article


Applied "regulator: axp20x: Use linear voltage ranges for AXP20X...

The patch regulator: axp20x: Use linear voltage ranges for AXP20X LDO4 has been applied to the regulator tree at git://git.kernel.org/pub/scm

View Article


Applied "regulator: axp20x: Remove voltage readout support for switch...

The patch regulator: axp20x: Remove voltage readout support for switch regulators has been applied to the regulator tree at git://git.kernel.

View Article

[PATCH 2/3] hisi_sas: add v1 hw ACPI support

Add support in v1 hw driver for ACPI. A check on whether an ACPI handle is available for the device is used to decide on whether to use ACPI reset ha

View Article

[PATCH 3/3] hisi_sas: update driver version to 1.2

Signed-off-by: John Garry <john.garry@huawei.com> Signed-off-by: Zhangfei Gao <zhangfei.gao@linaro.org> --- drivers/scsi/hisi_sas/hisi_sas.h | 2 +-

View Article


[PATCH 1/3] hisi_sas: use Unified Device Properties API

The hisi_sas driver is required to support both device tree and ACPI. The scanning of the device properties now uses the Unified Device Properties API

View Article

[PATCH 0/3] HiSilicon SAS ACPI support

This patchset introduces support for ACPI in the HiSilicon SAS driver. The driver will support both device tree and ACPI. Currently only v1 hw will us

View Article

[PATCH v2] x86/lib/copy_user_64.S: Handle 4-byte nocache copy

Data corruption issues were observed in tests which initiated a system crash/reset while accessing BTT devices. This problem is reproducible. The BT

View Article


[PATCH V9 00/18] Coresight integration with perf

This is the ninth iteration of this serie. Changes are minor and don't affect how the integration is done. One notable thing is the absence of the p

View Article


[PATCH V9 01/18] coresight: associating path with session rather than tracer

When using the Coresight framework from the sysFS interface a tracer is always handling a single session and as such, a path can be associated with a

View Article

[PATCH V9 02/18] coresight: add API to get sink from path

Add an API allowing external code to quickly get a handle on the sink within a path. The sink is always last, but adding an API allows to keep the pa

View Article

[PATCH V9 03/18] coresight: moving PM runtime operations to core framework

Moving PM runtime operations in Coresight devices enable() and disable() API to the framework core when a path is setup. That way the runtime core do

View Article

[PATCH V9 04/18] coresight: etm3x: moving etm_readl/writel to header file

Moving functions etm_readl/writel to file "coresight-etm.h" so that the main ETM3x driver can be split in more than one file. Signed-off-by: Mathieu

View Article


[PATCH V9 05/18] coresight: etm3x: moving sysFS entries to dedicated file

SysFS entries are big enough to justify their own file. As such moving all sysFS related declarations to a dedicated location. Signed-off-by: Mathieu

View Article

[PATCH V9 06/18] coresight: etm3x: unlocking tracers in default arch init

Calling function 'smp_call_function_single()' to unlock a tracer and calling it again right after to perform the default initialisation doesn't make s

View Article


[PATCH V9 07/18] coresight: etm3x: splitting struct etm_drvdata

Splitting "etm_drvdata" in two sections, one for the HW specific data and another for user configuration. That way it is easier to manipulate and zer

View Article

[PATCH V9 08/18] coresight: etm3x: adding operation mode for etm_enable()

Adding a new mode to source API enable() in order to distinguish where the request comes from. That way it is possible to perform different operation

View Article


[PATCH V9 09/18] coresight: etm3x: set progbit to stop trace collection

There is no need to use the event enable's "always false" event to stop trace collection. For that purpose setting the programming bit (ETMCR:10) is

View Article

[PATCH V9 10/18] coresight: etm3x: changing default trace configuration

Changing default configuration to include the entire address range rather than just the kernel. That way traces are more inclusive and it is easier t

View Article

[PATCH V9 11/18] coresight: etm3x: consolidating initial config

There is really no point in having two functions to take care of doing the initial tracer configuration. As such moving everything to 'etm_set_defaul

View Article
Browsing all 165258 articles
Browse latest View live